

Amendment to the Claims:

Applicant selectively amends the claims as follows:

Listing of Claims:

1 1. (Original) A gold code generator comprising:

2 two pairs of linear feedback shift registers, wherein second seed values for the second

3 pair of linear feedback shift registers are different from first seed values for the first pair of

4 linear feedback shift registers, the second seed values being calculated from the first seed

5 values, wherein the first and second pair of linear feedback shift registers are implemented to

6 produce more than one new state bit and more than one output bit for each linear feedback

7 shift registers at the same time.

1 2. (Original) The gold code generator of claim 1 wherein the seed values for the second pair of

2 linear feedback shift registers are delayed values of the first seed values.

1 3. (Currently amended) The gold code generator of claim 1 wherein the gold code generator is

2 implemented on a reconfigurable logic chip.

1 4. (Original) The gold code generator of claim 3 wherein the calculation of some of the second

2 seed values is done using a dedicated processor on the reconfigurable chip.

1 5. (Original) The gold code generator of claim 3 wherein the gold code generator configuration is
2 loaded into a background plane of the reconfigurable chip, while the reconfigurable chip is
3 operating on another configuration in the foreground.

1 6. (Original) The gold code generator of claim 3 wherein the feedback is implemented using
2 lookup tables.

1 7-11. Please cancel claims 7-11 without prejudice.

1 12. (Original) A method of implementing a pseudo-random code generator:
2 converting a psuedo-random code generator specification into an equivalent
3 representation, the psuedo-random code generator specification being such that taps used to
4 calculate an output include at least one tap within n spaces from the input, the equivalent
5 representation is such that no such taps are within n spaces from the input; and
6 implementing the equivalent representation such that multiple new state bits are
7 calculated at the same time.

1 13. (Original) The method of claim 12 wherein the pseudo-random code generator specification
2 being such that taps to calculate an output is defined within a first chip register span, the
3 equivalent representation is such that taps to calculate an output bit are within a smaller shift
4 register span.

1 14. (Original) The method of claim 12 wherein the equivalent representation includes two pairs
2 of linear feedback shift registers wherein the second seed values for the second pair of linear
3 feedback shift registers is different from a first seed value for the first pair of linear feedback
4 shift registers.

1 15. (Original) The method of claim 12 wherein the pseudo-random code generator comprises a
2 gold code generator.

1 16. (Original) The method of claim 12 wherein the pseudo-random code generator is
2 implemented on a reconfigurable chip.

1 17. (Original) A method of implementing a pseudo-random code generator comprising:
2 converting a pseudo-random code generator specification into an equivalent
3 representation, the psuedo-random code generator specification being such that taps to
4 calculate an output are defined within a first shift register span, the equivalent representation
5 is such that the taps to calculate an output bit are within a smaller shift register span; and
6 implementing the equivalent representation such that multiple output bits are calculated
7 at the same time.

1 18. (Original) The method of claim 17 wherein the pseudo-random code generation specification
2 is such that taps used to calculate an output have at least one tap within n spaces from the
3 input, the equivalent representation is such that no such tap is within n spaces from the input.

19. (Original) The method of claim 17 wherein two pairs of linear feedback shift registers are
2 used in the equivalent representation.

1 20. (Original) The method of claim 19 wherein the second seed values for the second pair of
2 linear feedback shift registers are different from the first seed values for the first pair of linear
3 feedback shift registers.

1 21. (Original) The method of claim 17 implemented on a reconfigurable chip.

1 22. (Original) The method of claim 17 wherein in the equivalent representation of the output bits
2 are calculated from taps at a single register for each linear feedback shift register.

1 23. (New) A system comprising:

2 a gold code generator, wherein the gold code generator comprises multiple pairs of linear
3 feedback shift registers implemented to simultaneously produce more than one state bit and
4 more than one output bit for each linear feedback shift registers;

5 at least one reconfigurable chip where reconfigurable elements are selectively configured
6 by at least the output of the gold code generator; and

7 a communication element, coupled with the reconfigurable chip, to receive output from
8 the at least one reconfigurable chip to enable wireless communication.

*sub
6/21*

24. (New) The system of claim 23 wherein the gold code generator configuration is loaded into a background plane of the at least one reconfigurable chip, while the at least one reconfigurable chip is operating on another configuration in a foreground plane, wherein once the gold code generator is loaded into the background plane, the gold code generator configuration can be activated to produce an output, at least a subset of which is used to reconfigure the at least one reconfigurable chip.

25.

1 25. (New) The system of claim 24 wherein the configuration in the foreground plane is an other 2 gold code generator configuration.

26.

1 26. (New) The system of claim 23 wherein a seed value for a first pair of linear feedback shift 2 registers are different from a seed value for other pairs of linear feedback shift registers.

27.

1 27. (New) The system of claim 26 wherein a subsequent seed value is calculated from the first 2 seed value.

28.

1 28. (New) The system of claim 27 wherein the calculation of the subsequent seed value is done 2 at least partially in a processor on the at least one reconfigurable chip.

29.

1 29. (New) The system of claim 23 wherein the gold code generator is implemented on an at least 2 one reconfigurable chip.

1 30. (New) The system of claim 23 wherein the communication element is a transmitter for spread
2 spectrum transmission.

1 31. (New) The system of claim 23 wherein the communication element is a receiver for spread
2 spectrum reception.

1 32. (New) A gold code generator comprising:
2 multiple pairs of linear feedback shift registers to simultaneously produce more than one
3 state bit and more than one output bit for each pair of linear feedback shift registers.

1 33. (New) The gold code generator of claim 32 wherein the gold code generator is implemented
2 on a reconfigurable chip

1 34. (New) The gold code generator of claim 33 wherein the gold code generator configuration is
2 loaded into a background plane of the reconfigurable chip, while the reconfigurable chip is
3 operating on another configuration in a foreground plane.

1 35. (New) The gold code generator of claim 33 wherein feedback is implemented using lookup
2 tables.

1 36. (New) The gold code generator of claim 32 wherein a seed value for the gold code generator
2 for a first pair of linear feedback shift registers are different from a seed value for other pairs of
3 linear feedback shift registers.